NXP Semiconductors /MIMXRT1011 /DCP /PAGETABLE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PAGETABLE

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENABLE)ENABLE 0 (FLUSH)FLUSH 0BASE

Description

DCP page table register

Fields

ENABLE

Page table enable control

FLUSH

Page table flush control. To flush the TLB, write this bit to 1 and then back to 0.

BASE

Page table base address

Links

() ()